Formal Semantics and Proof Techniques for Optimizing VHDL Models

Formal Semantics and Verification Of Use Case Maps: An early stages Validation and Verification Approach

(9783639514995) | Hassine Formal Semantics and, Formal Semantics and Verification, And Verification

Formal Semantics for VHDL

(9781461359418 / biography)

Formal Semantics and Proof Techniques for Optimizing Vhdl Models

Springer (9781461373315) | And Proof Techniques for

Fathoming Formal Logic: Vol II: Semantics and Proof Theory for Predicate Logic

College Publications (9781848902671) | Fathoming Formal Logic

Formale Semantik und Beweistechniken zur Optimierung von VHDL-Modellen

Formale Syntax und Semantik von Java